

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
REQUEST FOR FILING NATIONAL PATENT APPLICATION

Under 35 USC 111(a) and Rule 53(b)

PATENT APPLICATION

Asst. Commissioner of Patents
Washington, D.C. 20231

WITH SIGNED DECLARATION

NONPROVISIONAL
NON REISSUE
NON PCT NAT PHASE

jc639 U.S. PTO

jc598 U.S. PTO
09/421322
10/18/99

Sir: 10/18/99

Herewith is the PATENT APPLICATION of
Inventor(s): Ol et al.

Atty. Dkt.: PM 264817
M#

OSP-8303
Client Ref

Title DIELECTRICALLY SEPARATED WAFER AND METHOD OF
THE SAME

including:

Date: October 18, 1999

1. Specification: 42 pages (only spec. and claims) 2. ☐ Specification in non-English language
3. Declaration ☒ Original ☐ Facsimile/Copy ☒ Abstract 1 page(s); 8 numbered claims
4. ☒ Drawings: 12 sheet(s) ☐ informal; ☒ formal of size: ☒ A4 ☐ 11"
5. ☐ See top first page re prior Provisional, National or International application(s). ("X" box only if info is there and do not complete corresponding item 6 or 7). (Prior M# SN)
6. **AMEND the specification** please by inserting before the first line: -- This is a ☐ Continuation-in-Part
☐ Divisional ☐ Continuation ☐ Substitute Application (MPEP 201.09) of:
- 6(a) ☐ National Appln. No. / filed (M#)
- 6(b) ☐ International Appln. No. filed .--
7. ☒ **AMEND the specification** by inserting before the first line: -- This application claims the benefit of U.S.
Provisional Application No. 60/ , filed .--
8. ☒ Attached is an assignment and cover sheet. Please return the recorded assignment to the undersigned.
9. ☐ Prior application is assigned to

by Assignment recorded Reel Frame

10. **FOREIGN** priority is claimed under 35 USC 119(a)-(d)/365(b) based on filing in JAPAN

11. (country)

| Application No. | Filing Date | Application No. | Filing Date |
|-----------------|-------------------|-----------------|-------------------|
| (1) 10-307995 | October 29, 1998 | (2) 10-359693 | December 17, 1998 |
| (3) 10-367625 | December 24, 1998 | (4) | |
| (5) | | (6) | |
| (7) | | (8) | |
| (9) | | (10) | |

12. (No.) Certified copy (copies): ☐ attached; ☐ previously filed (date)
in U.S. Application No. / filed on

13. ☐ Attached: _____ (No.) Verified Statement(s) establishing "small entity" status under Rules 9 & 27.

14. DOMESTIC/INTERNATIONAL priority is claimed under 35 USC 119(e)/120/365(c) based on the following provisional, nonprovisional and/or PCT international application(s):

| Application No. | Filing Date | Application No. | Filing Date |
|-----------------|-------------|-----------------|-------------|
| (1) | | (4) | |
| (2) | | (5) | |
| (3) | | (6) | |

15. ☐ This application is being filed under Rule 53(b)(2) since an inventor is named in the enclosed Declaration who was not named in the prior application.

16. ☐ Attached:

17. ☐ Preliminary Amendment:

THE FOLLOWING FILING FEE IS BASED ON CLAIMS AS FILED LESS ANY ABOVE CANCELLED

| | | | | Large/Small Entity | | Fee Code |
|--|---|------------|----|--------------------|--------|----------|
| 18. Basic Filing Fee | | | | \$760/\$380 | \$760 | 101/201 |
| 19. Total Effective Claims | 8 | minus 20 = | *0 | x \$18/\$9 = | + 0 | 103/203 |
| 20. Independent Claims | 6 | minus 3 = | *3 | x \$78/\$39 = | + 234 | 102/202 |
| *If answer is zero or less, enter "0" | | | | | | |
| 21. If <u>any proper</u> multiple dependent claim (ignore improper) is present, add (Leave this line blank if this is a reissue application) | | | | + \$260/\$130 | + 0 | 104/204 |
| 22. TOTAL FILING FEE ENCLOSED = | | | | | \$994 | |
| 23. If "non-English" box 2 is X'd, add Rule 17(k) processing fee | | | | + \$130 | + 0 | 139 |
| 24. If "assignment" box 6 is X'd, add recording fee | | | | + \$40 | + 40 | 581 |
| 25. <input type="checkbox"/> Attached is a Petition/Fee under Rule No. | | | | + \$130 | + 0 | 122 |
| 26. TOTAL FEE ENCLOSED = | | | | | \$1034 | |

Our Deposit Account No. 03-3975

Our Order No. 61063 | 264817
C# M#

CHARGE STATEMENT: The Commissioner is hereby authorized to charge any fee specifically authorized hereafter, or any missing or insufficient fee(s) filed, or asserted to be filed, or which should have been filed herewith or concerning any paper filed hereafter, and which may be required under Rules 16-18 (missing or insufficient fee only) now or hereafter relative to this application and the resulting Official document under Rule 20, or credit any overpayment, to our Account/Order Nos. shown above for which purpose a duplicate copy of this sheet is attached.

This CHARGE STATEMENT does not authorize charge of the issue fee until/unless an issue fee transmittal form is filed.

Pillsbury Madison & Sutro LLP
Intellectual Property Group

1100 New York Avenue, N.W.
Ninth Floor, East Tower
Washington, D.C. 20005-3918
Tel: (202) 861-3000
GLK/nmw

By Atty: G. Lloyd Knight

Reg. No. 17698

Sig: 

Fax: (202) 822-0944
Tel: (202) 861-3090

NOTE: File in duplicate with 2 post card receipts (PAT-103) & attachments

APPLICATION UNDER UNITED STATES PATENT LAWS

Invention: DIELECTRICALLY SEPARATED WAFER AND METHOD OF THE SAME
Inventor(s): OI, Hiroyuki
SATO, Kazuya
SHIMAMURA, Hiroshi

Pillsbury Madison & Sutro LLP
Intellectual Property Group
1100 New York Avenue, N.W.
Ninth Floor, East Tower
Washington, D.C. 20005-3918
Attorneys
Telephone: (202) 861-3000

This is a:

- ☐ Provisional Application
- ☒ Regular Utility Application
- ☐ Continuing Application
- ☐ PCT National Phase Application
- ☐ Design Application
- ☐ Reissue Application
- ☐ Plant Application
- ☐ Substitute Specification
Sub. Spec. filed _____
in App. No. _____ / _____
- ☐ Marked Up Specification re
Sub. Spec. filed _____
in App. No. _____ / _____

SPECIFICATION

DIELECTRICALLY SEPARATED WAFER AND METHOD OF MANUFACTURING THE SAME

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a dielectrically separated wafer and a fabrication method for the same, and particularly relates to a dielectrically separated wafer provided with dielectrically separated silicon islands having a N on N+ or a P on P+ structure with different dopants at different depths, to suppressing the growth of voids (gaps) when the polysilicon layer is grown on the surface of a dielectrically separating oxide film, and to flattening the surface between one dielectrically separated silicon island and another dielectrically separated island.

Description of the Related Art

A laminated dielectrically separated wafer is known as one type of laminated silicon wafer. The conventional laminated dielectrically separated wafer is fabricated by each of the processes shown in Fig. 15. Fig. 15 shows the cross-sectional structure of the dielectrically separated wafer fabricated by this method.

First, a silicon wafer is prepared whose active layer surface is mirror polished (Fig. 15 (a)). Either an N-type or a P-type can be used. Next, a mask oxide film 11 is formed on the surface of this silicon wafer (Fig. 15 (b)). Furthermore, a photoresist 12 is attached to the oxide film, and by photolithography windows are formed at specified locations. Additionally, the oxide film 11 exposed in these windows is eliminated, and windows having a specified pattern are formed on the oxide film. As a result, one part of the surface of the silicon wafer 10 is exposed. Next, after removing the photoresist 12, this silicon wafer 10 is immersed in an alkaline etchant,

and the surface of the wafer undergoes anisotropic etching (Fig. 15 (c)).

In this manner, dielectrically separating grooves 13 having a v-shaped cross-section are formed on the wafer surface.

Moreover, in this context, anisotropic etching is etching whose etching speed in the vertical direction is larger than the horizontal direction, and thus is directionally dependent due to the crystalline orientation of the silicon wafer 10.

Next, the mask oxide film 11 is cleaned and removed using a dilute HF solution (dilute hydrofluoride solution) or a buffer hydrofluoride solution (Fig. 15 (d)). Subsequently, the dielectrically separating oxide film 14 of a specified thickness is formed on the silicon wafer surface, including the dielectrically separating grooves 13.

Next, the surface of this silicon wafer 10, that is, on the dielectrically separated oxide surface 14, a high temperature polysilicon layer 16 is grown to a specified thickness by the high temperature CVD method, at approximately $1200^{\circ} \sim 1300^{\circ} \text{C}$ (Fig. 6 (f)). Next, the peripheral portion of the wafer is chamfered, and as necessary, the undersurface of the wafer is flattened. Next, the high temperature polysilicon layer 16 of the wafer surface is cut and polished to a thickness of approximately $10 \sim 80 \mu$.

In addition, as necessary, subsequently a low temperature polysilicon layer 17 having a thickness of $1 \sim 5 \mu$ is formed on the wafer surface by the lower temperature CVD method at approximately $550 \sim 700^{\circ} \text{C}$, and the surface of the low temperature polysilicon layer 17 is polished in order to produce a mirror surface on the laminated surface.

In contrast, a silicon wafer 20 that serves as the support substrate wafer is prepared separately (Fig. 15 (h)). The surface of this wafer is mirror polished. Next, the mirror surface of the silicon wafer 10 is brought into contact with and laminated on the mirror surface of the silicon wafer 20 (Fig. 15 (i)).

Subsequently, a specified annealing is carried out in order to

increase the lamination strength of these laminated wafers.

Next, as shown in Fig. 6 (j), the peripheral portion of the active surface wafer of these laminated wafers is chamfered. In addition, the laminated wafer having the active surface is ground and polished. The amount of grinding of this active surface wafer exposes to the outside a part of the dielectrically separating oxide film 14, and on the surface of the high temperature polysilicon surface 16, dielectrically separated silicon islands 30 defined by the dielectrically separating oxide film 14 are realized.

Three problems are encountered in the conventional dielectrically separated wafers. The first problem is related to the restricted surface area for manufacturing the semiconductor device on the dielectric separated wafer; the second problem is related to a void (gap) B, which is an air bubble defect, will develop between the neighboring polysilicon cores; and the third problem is related to the surface steps caused by the differences of the grinding speed of the constituting layers. These three problems will be described hereinafter.

The first problem will be described. In recent years, the power IC for a large electric current has been developed. In the power IC, a dielectrically separated structure wherein each element is completely separated by a dielectrically separating oxide film has been adopted. In these elements, in order to sustain well the falling voltage of the PN junction, it is necessary to make the specific resistance of the dielectrically separated silicon islands very high.

However, a high specific resistance limits the voltage of the elements during operation, incurring the disadvantage of increasing what is termed the operational resistance.

Thus, generally, between the dielectrically separated silicon islands and the dielectrically separating oxide film a high concentration impurity layer (N+ region and P+ region) is provided in which impurities are

diffused in high concentration. This high concentration impurity layer serves as the path for the current and reduces the increase in operational resistance.

In this type of dielectrically separated wafer, conventionally, as shown in Fig. 16, the high concentration impurity layer 30a is formed along the dielectrically separating oxide film 14 having a saucer shape, and on the inside of this high concentration impurity layer 30a a low concentration impurity layer 30b is defined.

In order to fabricate this dielectrically separated wafer, first the surface of a silicon wafer having a low concentration of impurities (dopants) undergoes anisotropic etching, and dielectrically separating grooves are formed. Subsequently, over the entire surface of the silicon wafer on which the dielectrically separating grooves have been formed, a high concentration impurity layer 30a is formed at a specified depth by thermally diffusing or ion implanting a dopant having the same conductivity. Subsequently, the dielectrically separating oxide film 14, etc., are formed, and further, as described above, by grinding and polishing the undersurface of the wafer, dielectrically separated silicon islands 30 having a N on N+ structure or a P on P+ structure are realized on the wafer surface.

However, because the high concentration impurity layer of the dielectrically separated wafer according to this type of conventional technology has a saucer shaped surface cross-section, like the dielectrically separating oxide film, the peripheral portion of the surface of the dielectrically separated silicon islands is structured by a high concentration impurity layer.

As a result, first problems arise that it is necessary to manufacture a device avoiding the regions of this exposed high concentration impurity layer, and the fabrication surface area of the device at the dielectrically separated silicon islands becomes small.

Next, the second problem will be described. As described before, the conventional laminated dielectrically separated wafer is fabricated by each of the processes shown in Fig. 15. However, according to the conventional fabrication method of the dielectrically separated wafer, during the growth period of the polysilicon layer 16 by the high temperature CDV method, as shown in Fig. 6, in the case that there exists a particle P, a defect, etc., on the surface of the dielectrically separating oxide film 14, the polysilicon slowly develops these as growth nuclei.

As a result, among the groups many groups of polysilicon cores 16a that grow the particles, etc., as growth nuclei, there is the concern that a void (gap) B, which is an air bubble defect, will develop between the neighboring polysilicon core 16a and polysilicon core 16a.

Therefore, as subsequent steps are completed, in the case that this void B is exposed on the surface of the dielectrically separated wafer, this part becomes a concavity, and there is the inconvenience that contaminants will remain therein. In addition, even in the case that this void B is not exposed on the surface of the dielectrically separated wafer, there is the concern that in the device fabrication process on the user side, this void B might cause thermal deterioration of the dielectrically separated wafer.

The third problem will be described next. According to the above-described type of conventional dielectrically separated wafer fabrication method, in the finishing process of the laminated dielectrically separated wafer, the surface of the wafer 10 having the active layer is ground, and using an alkaline abrasive, this ground surface is polished until the dielectrically separated silicon islands 10A, which are insulated by a dielectrically separating oxide film 14, appear.

Fig. 12 is a drawing showing the relationship between the amount of polishing of the surface of the dielectrically separated wafer and the distance between neighboring dielectrically separated silicon islands. Fig. 13 is an enlarged cross-sectional diagram of the necessary components of the dielectrically separated wafer fabricated by minimizing the amount of

polishing according to conventional means. Fig. 14 is an enlarged cross-sectional diagram of the necessary components of the dielectrically separated wafer fabricated by maximizing the amount of polishing according to conventional means.

In Fig. 12, D is the total depth (about 70 μm) of dielectrically separating grooves, L1 is the amount of polishing of the dielectrically separating silicon island 10A, L2 is the amount remaining after polishing the dielectrically separated silicon island 10A, and W is the distance between one dielectrically separated silicon island 10A and another dielectrically separated silicon island 10A. The angle θ of the side walls of the dielectrically separated grooves is 54.7° .

As shown in Fig. 14, because the bottom portion of the dielectrically insulating grooves 13 of the active surface wafer 10 are polished when the surface is polished, the larger the amount of polishing L1 becomes, the longer the distance W between the dielectrically separated islands 10 A becomes. Contrarily, the smaller the amount of grinding L1, the shorter distance W becomes.

In this connection, when actually trying to polish the surface of the active layer wafer 10, it became apparent that the cross-sectional form of the surface of the high temperature polysilicon layer 16 that is exposed between the dielectrically separated islands 10A varies.

That is, when the amount of polishing L1 is small, at about, for example, 10 μm , the distance W became narrow, and its exposed portion, that is, along the V-shaped groove of the dielectrically separated oxide film 14, grew, and then at the border to the high temperature polysilicon layer 16, a projection 16b developed (refer to Fig. 4). In addition, when the amount of polishing L1 is increased to, for example, 25 μm , the distance W becomes long, and an indentation 16a develops along this edge (refer to Fig. 5).

Generally, if the amount of polishing L1 is made decreased, it is preferable that the surface area of the dielectrically separated silicon

islands 10A upon which devices can be manufactured be enlarged by that amount. However, on the one hand, making the amount of polishing L1 small produces projections 16b of approximately $0.3\ \mu\text{m}$, which is the absolute value of the difference between the maximum value and the minimum value when measured by a stylus-profilometer. Consequently, for example, during the contact exposure of the device fabrication process, the mask (not shown in the figures) that covers the wafer surface can be damaged, and the resist in the vicinity of the projection 16b can easily remain. Thus, problems such as defective patterns, insufficient resolution, separation of the mask, etc., are easily incurred.

On the other hand, if the amount of polishing L1 is made large, on the surface of the active layer wafer 10, an indentation 16a is produced due to the difference in polishing speed of the various layers 10A, 14, and 16 that form this surface. In particular, at the above-mentioned border, compared to the dielectrically separated silicon islands 10A and the dielectrically separating oxide film 14, the speed of the progress of the etching becomes fast and produces indentations 16a of approximately $0.3\ \mu\text{m}$, which is the absolute value of the difference between the maximum value and the minimum value when measuring with a stylus-profilometer.

If this type of deep steps are formed after shipping the product, when the user fabricates devices in the photolithography process, for example, this interferes with applying the resist uniformly to the wafer surface, and this incurs the problems of disconnected circuits and deterioration of resolution. Furthermore, when removing the resist film after exposure, a part of the film may remain on the surface of the wafer. In addition, in other processes as well, the indentation 16a becomes a site that absorbs contaminants. Furthermore, there is the problem that normally the contaminants absorbed by the indentation 16a cannot easily be eliminated because the width of the indentation 16a is narrow.

SUMMARY OF THE INVENTION

An object of the first embodiment of this invention is to solve the first problem by providing a dielectrically separated wafer that can expand the device fabrication area on the dielectrically separated silicon islands. The object of the first embodiment also includes to provide a fabrication method for a dielectrically separated wafer that can expand the device fabrication surface area.

In a first aspect of the first embodiment of the present invention, in a dielectrically separated wafer having a plurality of dielectrically separated silicon islands mutually defined by a dielectrically separating oxide film, these dielectrically separated silicon islands have a high concentration impurity layer formed at the bottom of the islands and a low concentration impurity layer having an identical conductivity laminated on the high concentration impurity layer.

In a method wherein dielectrically separated silicon islands have a N on N+ structure or a P on P+ structure, as shown in the second aspect of the first embodiment of the invention, a method is presented in which dopants of identical conductivity are given a differential concentration by thermal diffusion or ion implantation.

It is also possible that the dielectrically separated wafer be a laminated wafer wherein a support substrate wafer is laminated on the undersurface of a dielectrically separated wafer having a thinned polysilicon layer.

The thickness of the high concentration impurity layer is, for example, $1 \sim 10 \mu$, but can be decided according to convenience depending on the device to be fabricated.

A second aspect of the first embodiment of the present invention is a dielectrically separated wafer fabrication method including a step of forming a high concentration impurity layer including at a high concentration impurities of identical conductivity at a specified depth range below the surface of the silicon wafer and a low concentration impurity

layer including at low concentrations impurities of identical conductivity at a specified depth range from this high concentration impurity layer; a step of forming a dielectrically separating groove deeper than the above high concentration impurity layer on the surface of this silicon wafer; a step of forming a dielectrically separated oxide film on this dielectrically separating groove and on each surface of the of the silicon wafer; a step of laminating a polysilicon layer on this dielectrically separated oxide film; and a step of grinding and polishing the silicon wafer from the undersurface and realizing a plurality of dielectrically separated silicon islands separated by this dielectrically separating oxide film on this polished surface, and wherein this high concentration impurity layer is formed on the bottom of these dielectrically separated silicon islands and the low concentration impurity layer is formed on this high concentration impurity layer.

As a method for growing the polysilicon layer, it is possible to use the high temperature CVD method. In this method, a material gas including silicon is introduced into a reactive furnace along with a carrier gas (H_2 gas, etc.), and precipitate silicon is grown by thermal decomposition or reduction of the atomic gas on the silicon wafer which has been heated to a high temperature. Normally, $SiCl_4$, $DiHCl_3$, etc., are used as compounds that include silicon.

In the reaction furnace, in a dome shaped quartz bell jar, there is also a pancake type furnace wherein the gas is introduced, and heated by high frequency induction while rotating a susceptor on which the silicone wafer is mounted. In addition to this, the silicon wafer is laminated to each surface of a six-sided columnar susceptor accommodated inside the quartz container, and subsequently, it is possible to use, for example, a cylinder (barrel) type furnace wherein this susceptor is rotated while being heated by gas introduced or an infrared lamp.

The temperature for growing the polysilicon differs depending on the heating method of the furnace. In the most widely used pancake

furnace applied for this use, $1200^{\circ} \sim 1290^{\circ} \text{C}$ is preferable, and $1230^{\circ} \sim 1280^{\circ} \text{C}$ is more preferable. Below 1200°C , the inconvenience is incurred that the silicon wafer is easily cracked, and above 1290°C , the inconvenience is incurred that slips are produced, and the silicon wafer can become cracked.

For a thickness 2 or 3 times the thickness obtained by anisotropic etching, the thickness of the polysilicon layer is the thickness to which the thickness of the polysilicon layer to be left is added. At double or less the thickness of the polysilicon layer that is produced by anisotropic etching, the grooves made by anisotropic etching may not be sufficiently covered. On the other hand, at three times or greater, it may be unnecessarily thickly deposited.

For the anisotropic etchant, it is possible to use alkaline etchants such as KOH (IPA / KOH / H_2O), KOH (KOH / H_2O), KOH (hydrazine / KOH / H_2O). The normal conditions for anisotropic etching can be adopted.

In addition, it is possible to use generally adopted conditions for each step in forming the windows of the isotropic etching on the negative resist film on the surface of the wafer.

It is possible to use well-known methods of thermal diffusion that thermally diffuse dopants of a specified conductive type (N-type or P-type). That is, using a thermal diffusion furnace, while feeding gases such as PH_3 , Sb_2O_3 , and BBr_3 , the furnace temperature is maintained in an appropriate range, $600 \sim 1250^{\circ} \text{C}$.

Concretely, for example, an N-type dopant, such as phosphorus, or P-type dopant, such as boron, that have the same conductivity as the wafer, is thermally diffused over the surface of a silicon wafer that has incorporated a low concentration dopant over its entirety. Thereby, a lamination having an N on N⁺ structure or a P on P⁺ structure is formed within the region of the silicon island formations.

In addition, ion implantation can also be used. That is, using an ion implantation apparatus, the dopant (impurity) of the same conductivity

is gasified and ionized, accelerated by an electrical field, and driven into the silicon wafer surface.

Dopant can be incorporated into the silicon wafer before forming the dielectrically separating grooves by anisotropic etching. For example, before the step of applying the mask oxide film (or a nitride film) to the silicon wafer.

Furthermore, the depth of the dielectrically separating grooves formed on the silicon wafer surface must be deeper than the high concentration impurity layer, and as deep as the low concentration impurity layer.

The object of the second embodiment of this invention is to provide a dielectrically separated wafer that does not have exposed concavities in the polysilicon layer surface and eliminates voids from the interface between the polysilicon layer and the dielectrically separating oxide layer.

In addition, another object of the second embodiment of this invention is to provide a fabrication method for a dielectrically separated wafer in which there is no development of voids at the interface between the dielectrically separating oxide film and the polysilicon layer.

A first aspect of the present invention is a dielectrically separated wafer having a polysilicon layer and a plurality of silicon islands mutually insulated by the dielectrically insulating oxide film formed on the surface of this polysilicon layer, and wherein this polysilicon layer has a seed polysilicon layer that is grown by a low temperature CVD method on the interface with the dielectrically insulating oxide film.

In addition to having a support substrate with a thickened polysilicon layer, the dielectrically separated wafer can have a supporting substrate laminated on the undersurface of the dielectrically separated wafer that has a thinned polysilicon layer.

A second aspect of the present invention is a fabrication method for a dielectrically separated wafer wherein dielectrically separating grooves are formed on the surface of the silicon wafer, a dielectrically separating

oxide film is formed on the surface of the silicon wafer including the surface of these dielectrically separating grooves, a polysilicon layer is formed on the surface of this dielectrically separating oxide film, this polysilicon wafer is ground and polished from this underside, and a plurality of dielectrically separated silicon islands separated by the dielectrically separating oxide film on this polished surface are realized, and wherein a seed polysilicon layer is grown by low temperature the CVD method on the surface of this dielectrically separating oxide film, and subsequently a polysilicon layer is grown using the high temperature CVD method on the surface of this seed polysilicon layer.

As a method for growing the polysilicon layer, it is possible to use the high temperature CVD method. In this method, a material gas including silicon is introduced into a reactive furnace along with a carrier gas (H_2 gas, etc.), and precipitate silicon is grown by thermal decomposition or reduction of the atomic gas on the silicon wafer which has been heated to a high temperature. Normally, $SiCl_4$, $SiHCl_3$, etc., are used as compounds that include silicon.

In the reaction furnace, in a dome shaped quartz bell jar, there is also a pancake type furnace wherein the gas is introduced, and heated by high frequency induction while rotating a susceptor on which the silicone wafer is mounted. In addition to this, the silicon wafer is laminated to each surface of a six-sided columnar susceptor accommodated inside the quartz container, and subsequently, it is possible to use, for example, a cylinder (barrel) type furnace wherein this susceptor is rotated while being heated by gas introduced or an infrared lamp.

The temperature for growing the polysilicon differs depending on the heating method of the furnace. In the most widely used pancake furnace applied for this use, $1200^\circ \sim 1290^\circ C$ is preferable, and $1230^\circ \sim 1280^\circ C$ is more preferable. Below $1200^\circ C$, the inconvenience is incurred that the silicon wafer is easily cracked, and above $1290^\circ C$, the inconvenience is incurred that slips are produced, and the silicon wafer can

become cracked.

For a thickness 2 or 3 times the thickness obtained by anisotropic etching, the thickness of the polysilicon layer is the thickness to which the thickness of the polysilicon layer to be left is added. At double or less the thickness of the polysilicon layer that is produced by anisotropic etching, the grooves made by anisotropic etching may not be sufficiently covered. On the other hand, at three times or greater, it may be unnecessarily thickly deposited.

As a method of growing the seed polysilicon layer, a low temperature CVD method at atmospheric pressure or reduced pressure is used. In this method, like the high temperature CVD method, a material gas including silicon is introduced into a reactive furnace along with a carrier gas (H_2 gas, etc.), and precipitate silicon is grown by thermal decomposition or reduction of the atomic gas on the silicon wafer which has been heated to a high temperature. Normally, $SiCl_4$, $DiHCl_3$, etc., are used as the compounds that include silicon. In the reaction furnace, in a dome shaped quartz bell jar, there is also a pancake type furnace wherein the gas is introduced, and heated by high frequency induction while rotating a susceptor on which the silicone wafer is mounted. A horizontal reaction furnace resistance heated from the outside of the quartz bell jar or a vertical reaction furnace in which a quartz tube is laid horizontally, a boat in which the silicon wafer is laid is accommodated within the tube, and resistance heating is applied form outside the tube while the gas is introduced.

The growth temperature of the seed polysilicon is preferably $540^\circ \sim 670^\circ C$, more preferably $570^\circ \sim 650^\circ C$. Below $540^\circ C$, the inconvenience is incurred that the reaction is slow, while in contrast, when above $670^\circ C$, the inconvenience is incurred that the crystal particles become too large.

The pressure during the growth of the seed polysilicon layer is preferably $10 Pa \sim$ atmospheric pressure, and more preferably $30 Pa \sim$ atmospheric pressure. Below $10 Pa$, the inconvenience is incurred that the

growth is slow, while when above atmospheric pressure, the distribution of the thickness deteriorates.

The thickness of the seed polysilicon layer is preferably 50 ~ 5000 nm, and more preferably 100 ~ 3000 nm. Below 50 nm, there is the concern that when laminating the high temperature polysilicon surface, due to the etching action of the polysilicon, parts of this seed polysilicon layer are dissipated, and holes may be produced. Above 5000 nm, the inconvenience is incurred that it becomes unnecessarily thick.

For the anisotropic etchant, it is possible to use alkaline etchants such as KOH (IPA / KOH / H₂O), KOH (KOH H₂O), KOH (hydrazine / KOH / H₂O). The normal conditions for anisotropic etching can be adopted.

In addition, it is possible to use generally adopted conditions for each step in forming the windows of the isotropic etching on the negative resist film on the surface of the wafer.

According to this invention, a relatively thin seed polysilicon layer is grown on the surface of a dielectrically separating oxide film by the low temperature CVD method, and subsequently, a polysilicon layer is grown on the surface of this seed polysilicon layer by the high temperature CVD method.

The particle diameter of the crystals is smaller when the polysilicon is grown by the low temperature CVD method compared to the growth by the high temperature CVD method. As a result, even if there are particles or defects on the surface of the dielectrically separating oxide film, these will gradually be covered by the seed polysilicon, which has good coating characteristics. Therefore, the smoothness of the surface of the seed polysilicon layer is increased.

Thus, subsequently, when polysilicon is grown by the high temperature CVD method on this very flat surface, a growth occurs that is different from the growth of large polysilicon cores of the conventional means. That is, over the entire surface of this dielectrically separating oxide film, the polysilicon grows at an approximately uniform thickness.

Thereby, it is possible to decrease the voids that develop between the dielectrically separating oxide film and the polysilicon layer.

Thereby, it is possible to eliminate concavities in the polysilicon layer surface exposed on the dielectrically separated wafer surface and the voids, and to eliminate gaps from the interface between the polysilicon layer and the dielectrically separating oxide film in the dielectrically separated wafer.

An object of the third embodiment of the present invention is solve the third problems by providing a dielectrically separated wafer and a fabrication method for the same that can flatten the surface between dielectrically separated silicon islands of a dielectrically separated wafer.

The third embodiment provides a dielectrically separated wafer and a fabrication method for the same that allows simultaneous implementation of the realization of dielectrically separated silicon islands having a comparably large surface area relative to the wafer surface, the prevention of damage to the mask in the contact exposure process, the prevention of contaminants adhering between dielectrically separated silicon islands, the realization of uniform application of the resist to the wafer surface, and prevention of resist film from remaining of the wafer surface.

A first aspect of the third embodiment of the present invention is a dielectrically separated wafer having a plurality of dielectrically separated silicon islands insulated by a dielectrically separating oxide film on the wafer surface, wherein the surface between one dielectrically separated silicon island and another neighboring dielectrically separated silicon island is formed so as to be flat.

Normally, the dielectrically separated silicon island is formed using a polysilicon layer as a base. This polysilicon layer is formed by the CVD method. In the CVD method, a source gas (material gas) including silicon is introduced into a reaction furnace along with a diluting gas (normally, N_2

gas), and silicon generated by thermal decomposition or reduction of the material gas is deposited on a silicon wafer heated to a high temperature. Compounds that incorporate silicon include, for example, trichlorosilane (SiHCl_3), silicon tetrachloride (SiCl_4), as well as, for example, monosilane (SiH_4) and dichlorosilane (SiH_2Cl_2). In addition, the CVD method includes, for example, the high temperature CVD method at $1200 \sim 1300^\circ \text{C}$ and the low temperature CVD method at $550 \sim 700^\circ \text{C}$.

Reaction furnaces include, for example, the pancake shaped furnace that induction heats a silicon wafer on a boat fixed in a lateral quartz tube while gas is being feed. In addition, there is the vertical shaped furnace that resistance heats a vertical quartz (SiC) boat upon which the silicon wafer is placed while rotating it and feeding gas.

Here, the flattening of the surface between the dielectrically separated silicon islands means that, when using a stylus-type step measurer, the absolute value of the difference between the largest measured value and the smallest measured value is less than $0.2 \mu\text{m}$. However, if the amount of polishing of the surface of the dielectrically separated wafer can flatten the wafer surface between dielectrically separated silicon islands, it is not particularly limited. Moreover, the amount of polishing necessary for this flattening differs depending on such polishing conditions as the corrosion resistance of the polysilicon layer and the thickness of the dielectrically separating insulating film.

A second aspect of the third embodiment is a dielectrically separated silicon wafer for which the flatness of the surface between these dielectrically separated silicon islands is less than $0.2 \mu\text{m}$, which is the absolute value of the difference between the maximum value and the minimum value when this surface is measured by a stylus-profilometer.

When the absolute value of the difference exceeds $0.2 \mu\text{m}$, such inconveniences are incurred as unevenness of the surface, damage to the mask during contact exposure, resist adhesion, blurred resolution, resist remaining, and contamination. This falls under a fourth aspect of the

present invention.

A third aspect of the third embodiment is a fabrication method for a dielectrically separated wafer including the steps of forming dielectrically separating grooves by anisotropic etching on the silicon wafer surface, coating a dielectrically separating insulating film on the surface of a silicon wafer including these dielectrically separating grooves, depositing a polysilicon layer by the high temperature CVD method on this dielectrically separating insulating film, and providing a plurality of dielectrically separated silicon islands insulated by a dielectrically separating insulating film by separation polishing the silicon surface of the side of the silicon wafer opposite to the side on which the polysilicon layer is deposited, and wherein depending on the corrosion resistance of this deposited polysilicon layer, the thickness of this dielectrically separating insulating film, the etching depth for forming these dielectrically separating grooves, and the distance between neighboring dielectrically separated silicon islands, the surface between one dielectrically separated silicon island and a neighboring dielectrically separated silicon island is flattened by changing the conditions of the separation polishing of the silicon surface.

Here, the corrosive resistance of the polysilicon layer relates to the type of source gas, the distinction between high temperature CVD method and low temperature CVD method, and the particle diameter and speed of growth of this polysilicon layer.

In addition, the thickness of the dielectrically separating insulating film is determined by the required pressure resistance of the devices. The typical thickness is $0.7 \sim 3.0 \mu\text{m}$. Under $0.7 \mu\text{m}$, it meets few requirements as a high pressure resistant substrate. In addition, when exceeding $3.0 \mu\text{m}$, the problems of worsening fabrication characteristics and serious warping are incurred. In addition, dislocated pits are easily produced.

Furthermore, the etching depth for forming the dielectrically

separating grooves is determined depending on pressure resistance requirements of the elements to be produced, and for light elements, the attenuation depth of the light. This depth would be, for example, 10 ~ 70 μm .

The distance between neighboring dielectrically separated silicon islands is determined by the chip size and requirements of the circuit structure, along with the precision of the processing, and is, for example, 0 ~ 40 μm . The 0 μm distance is the case that the silicon islands are only insulated from each other by a separation oxide film.

Examples of the conditions for the separation polishing of the silicon surface are the conditions of the abrasive used to polish the surface of the dielectrically separated wafer. As an abrasive, it is possible to use, for example, an alkaline etchant adding to 2 ~ 5 wt. % an abrasive grain with average particle diameters of about 20 ~ 100 nm. Preferably, the abrasive has a pH of 9 ~ 11.

As a method for forming the polysilicon layer, for example, the reduced pressure CVD method and the atmospheric pressure CVD method are used. The pressure while growing the film by the reduced pressure CVD method is about 10 ~ 80 Pa.

A fourth aspect of the third embodiment is a dielectrically separated wafer whose surface smoothness between dielectrically separated silicon islands is less than 0.2 μm , which is the absolute value of the difference between the maximum value and the minimum value when this surface is measured by a stylus-profilometer.

According to this invention, the surface of the dielectrically separated wafer is polished only to the degree necessary to become a smooth surface without protrusions or indentations between one dielectrically separated island and another dielectrically separated island.

As a result, it is possible to realize dielectrically separated islands that have a relatively large surface area with respect to the wafer surface area. Furthermore, at the same time, this allows preventing damage to

the resist film during the contact exposure process in device fabrication, preventing contamination from adhering between the dielectrically insulated islands, realizing a uniformly applied resist film on the wafer surface, and the prevention of this film from remaining on the wafer surface during the resist film stripping.

In particular, in the second and fourth aspects of the invention, the smoothness of the surface between dielectrically separated silicon islands is less than $0.2\text{ }\mu\text{m}$, which is the absolute value of the difference between the maximum value and the minimum value when measured by a stylus-profilometer.

In addition, in the third aspect of the invention, the conditions of the separation polishing of the silicon surface and the flattening of the surface between the dielectrically separated islands depend on the corrosion resistance of the polysilicon layer, thickness of the dielectrically separating insulating film, the depth of etching, and the distance between neighboring dielectrically separated silicon islands.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a cross-sectional drawing showing the dielectrically separated wafer according to the first embodiment of the invention.

Figs. 2A to 2F are cross-sectional drawings for explaining a part of the fabrication process of the dielectrically separated wafer according to the first embodiment of this invention.

Figs. 3A to 3F are cross-sectional drawings for explaining a part of the fabrication process of the dielectrically separated wafer according to the first embodiment of this invention.

Figs. 4A to 4E are cross-sectional drawings for explaining a part of the fabrication process of the dielectrically separated wafer according to the first embodiment of this invention.

Figs. 5A to 5F are cross-sectional drawings for explaining a part of the fabrication process of the dielectrically separated wafer according to another embodiment of this invention.

Fig. 6 is an explanatory drawing showing the growth process of the high temperature polysilicon layer on the seed polysilicon layer according to the embodiment of the present invention.

Figs. 7A to 7J are explanatory drawings showing the fabrication process of the dielectrically separated wafer according to the embodiment of the present invention.

Fig. 8 is an explanatory drawing showing the pattern of the anisotropic etching over the entire surface of the silicon wafer.

Fig. 9 is an explanatory drawing showing the pattern of the anisotropic etching over one part of the surface of the silicon wafer.

Figs. 10A to 10J are explanatory drawings showing the fabrication process of the dielectrically separated wafer according to one embodiment of the present invention.

Fig. 11 is an enlarged cross-section of necessary parts of the dielectrically separated wafer according to one embodiment of the present invention.

Fig. 12 is an explanatory drawing showing the relationship between the amount of polishing of the surface of the dielectrically separated wafer and the distance between dielectrically separated silicon islands.

Fig. 13 is an enlarged cross-section of necessary parts of the dielectrically separated wafer fabricated by minimizing the amount of polishing according to the conventional means.

Fig. 14 is an enlarged cross-section of necessary parts of the dielectrically separated wafer fabricated by maximizing the amount of polishing according to the conventional means.

Figs. 15A to 15J are cross-sectional drawings for explaining the fabrication steps according to the conventional dielectrically separated wafer fabrication process.

Fig. 16 is an enlarged cross-sectional drawing of the necessary parts of the conventional dielectrically separated wafer.

Fig. 17 is an explanatory drawing showing the growth process of the polysilicon layer according to the conventional means.

DETAILED DESCRIPTION OF THE INVENTION

First Embodiment

Below, the dielectrically separated wafer according to the first embodiments of the present invention and a manufacturing process for the same will be explained. Moreover, here, the laminated dielectrically separated wafer explained in the Description of the Related Art will be explained as an example. Therefore, the same parts are denoted by the same reference numerals.

In Fig. 1 is a cross-sectional enlargement of the necessary elements of the dielectrically separated wafer according to the first embodiment of the present invention. Fig. 2 through Fig. 4 are cross-sectional figures for explaining the fabrication steps of the dielectrically separated wafer according to the first embodiment of the present invention.

First, a silicon wafer 10 having the surface that will serve as the active surface of the wafer is fabricated and prepared (Fig. 2 (A)). The surface orientation denoted by 100. Moreover, the whole silicon wafer 10 is doped with a low concentration of phosphorus. Of course, a P-type wafer can also be used. Additionally, this silicon wafer 10 is cleaned (Fig. 2 (B)).

Next, this silicon wafer is inserted into a thermal diffusion furnace, and while a gas (PH_3) is feed, the temperature in the furnace is increased to $600^\circ \sim 1200^\circ \text{C}$. Thereby, phosphorus is thermally diffused to a specified depth below the surface of the silicon wafer 10, and this surface part becomes the phosphorus rich (N^+ -type) high concentration impurity layer 30a (Fig. 2 (C)). The depth (X_j) of this high concentration impurity layer is $1 \sim 5 \mu\text{m}$. In addition, the specific resistance (ρ_s) is $5 \sim 20 \Omega / \square$. Moreover, the thermal oxidation film (SiO_2) of a specific thickness is formed

on the surface of this high concentration impurity layer 30a.

Next, this silicon wafer 10 is cleaned by a dilute HF solution, and the thermal oxide film is eliminated (Fig. 2 (D)).

Subsequently, on the surface of the silicon wafer 10 a mask oxide film 11 having a thickness of 1 μm , for example, is formed (Fig. 2 (E)). Instead of this mask oxide film 11, it is possible to grow a nitride film (SiN_x) by CVD reactions.

Next, using well-known photolithography techniques, the mask oxide film 11 is covered with a photoresist 12. Additionally, on this photoresist, a window 12a with a specified dopant is formed.

Then through this window 12a, a window 11A having the same pattern is formed in the oxide film 11, and a part of the surface of the silicon wafer 10 is exposed (Fig. 3 (A)).

Next, the photoresist 12 is removed (Fig. 3 (B)). Additionally, the surface of this wafer is cleaned.

Furthermore, with this oxide film 11 serving as a mask, this silicon wafer 10 is immersed in an anisotropic etchant ($\text{IPA} / \text{KOH} / \text{H}_2\text{O}$) for a specified time. As a result, on the surface of the silicon wafer, a concavity (pit) having a specified pattern is formed. That is, anisotropic etching is carried out on the wafer surface, and dielectrically separating grooves having a V-shaped cross-section are formed (Fig. 3 (C)). At this time, the dielectrically separating grooves 13 partitions the high concentration impurity layer 30a of the surface of the silicon wafer 10 into many parts, and in addition, the bottom of each dielectrically separating groove 13 is disposed on the lower surface of the high concentration impurity layer 30a, and reaches a part of the silicon wafer 10 that includes the low concentration impurity.

Subsequently, the mask oxide film 11 is cleaned and removed by a dilute HF solution (Fig. 3 (D)).

Next, on the surface of the wafer (including the undersurface), by thermal oxide processing a dielectrically separating oxide film 14 is formed

(Fig. 3 (E)).

At this time, on the surface of the dielectrically separating grooves 13 as well, a dielectrically separating oxide film 14 is formed. Additionally, the surface of the wafer is cleaned.

Next, on the surface of this silicon wafer 10, that is, the dielectrically separating oxide film 14 of the surface, is covered at a specific thickness with a seed polysilicon layer 15 (Fig. 3 (F)). After covering, this surface is cleaned.

Next, by a high temperature CVD method at about $1200^{\circ} \sim 1300^{\circ} \text{C}$, on the surface of this seed polysilicon layer 15, a high temperature polysilicon layer 16 is thickly formed (Fig. 4 (A)). Thereafter, the peripheral portion of the wafer is chamfered and as necessary the undersurface of the wafer is flattened.

Next, the high temperature polysilicon layer 16 of the wafer surface is ground and polished to a thickness of about $10 \sim 80 \mu\text{m}$. In addition, subsequently, a low temperature polysilicon layer 17 having a thickness of $1 \sim 5 \mu\text{m}$ is formed on the wafer surface by a low temperature CVD method between $550^{\circ} \sim 700^{\circ} \text{C}$, and then, with the object of imparting a mirror finish to the laminated surfaces, the surface of the low temperature polysilicon layer 17 is polished (Fig. 4, (B)).

In the meantime, the mirror surface of the silicon wafer 20, which will serve as the support substrate wafer, is prepared. Next, the mirror surfaces of the active layer of the silicon wafer 10 and the silicon wafer 20 are brought into contact and laminated (Fig. 4 (D)). Then the lamination strength of the laminated wafers is increased by heat processing.

Next, as shown in Fig. 4 (E), the peripheral portion of the active layer of the wafer is chamfered, and the active layer of the wafer surface is ground and polished. Moreover, the active surface of the wafer is ground until the dielectrically separating oxide film 14 is exposed to the outside, and dielectrically separated islands 30 defined by the dielectrically separating oxide film 14 are realized on the surface of the high temperature

polysilicon layer 16.

The fabricated dielectrically separated islands 30 are silicon islands laminated on the high concentration impurity layer formed on the bottom of the islands, on which the low concentration impurity layer 30b including a dopant (phosphorus) of the same conductivity (N-type) as this layer 30a (refer to Fig. 1).

Thereby, during device manufacture, when the surface of the dielectrically separated silicon islands 30 are patterned, it is not necessary to have the conventional masking to avoid the exposed areas of the high concentration impurity layer. As a result, it is possible to enlarge the fabrication surface area of the device at the dielectrically separated silicon islands 30, and thus, it is possible to implement effective use of the dielectrically separated wafer.

Moreover, the case of doping phosphorus P on an N-type silicon wafer was explained, but the case of doping with antimony Sb uses Sb_2O_3 as a gas, has a diffusion temperature of $1200^{\circ} \sim 1250^{\circ} C$, and has a specific resistance ρ_s of $10 \sim 30 \Omega / \square$.

In addition, in the case of a P on P^+ structure, for example, BBr_3 is used, the diffusion temperature is $700^{\circ} \sim 1200^{\circ} C$, and the specific resistance is $5 \sim 20 \Omega / \square$. Both have a thickness of $1 \sim 5 \mu m$. The specific resistance can be measured by a probe after removing the oxide film 4, the thickness can be measured by an optical microscope after bore wrapping and staining the etching.

Fig. 5 shows the case wherein ion impregnation is used in the formation of the high concentration layer. This figure shows only the step that replaces the thermal diffusion method (Fig 2).

That is, first, a through oxide film 101 is formed on the surface of the cleaned and polished silicon wafer 10 (Fig. 5 (B)). It has a thickness of $10 \sim 20 nm$.

In addition, in the case of an N-type, As, Sb, P, and in the case of a P-type B (B_2H_6) are ion implanted by a specified high voltage (Fig. 5 (C)).

The concentrations are: arsenic, $10^{15} \sim 10^{17} \text{ cm}^{-2}$ at $20 \sim 200 \text{ keV}$; antimony and phosphorus, $10^{13} \sim 10^{15} \text{ cm}^{-2}$ at $20 \sim 200 \text{ keV}$; and boron, $10^{12} \sim 10^{14} \text{ cm}^{-2}$ at $20 \sim 200 \text{ keV}$. As a result, a specified dopant is implanted in a range of specified depth below the surface of the silicon wafer. This becomes the high concentration layer 30a.

Next, the surface oxide film is removed with a dilute HF solution, etc (Fig. 5 (D)).

Further, a mask oxide film 11 having a thickness, for example, of $1 \mu\text{m}$ is formed by thermal oxidation on the surface of the silicon wafer 10 (Fig. 5 (E)).

Subsequently, patterning of the mask oxide film 11 is carried out by the photo resist 12 in the photolithography step, and like the above first embodiment, V-shaped grooves are formed. The subsequent steps are the same as the first embodiment, and their explanation is omitted.

According to this invention, because the silicon islands are dielectrically separated silicon islands in which a low concentration impurity layer including dopant of the same conductivity as the high concentration layer is laminated on the high concentration impurity layer formed at the bottom of the islands, it is possible to expand the fabrication surface area of the dielectrically separated silicon islands.

Second Embodiment

Below, the dielectrically separated wafer and a fabrication method for the same according to the present invention will be explained. Moreover, here, the laminated dielectrically separated wafer explained in the Description of the Related Art will be explained as an example. Therefore, the same parts are denoted by the same reference numerals.

Fig. 6 is an explanatory drawing showing the growth process of the high temperature polysilicon layer on the seed polysilicon layer according to one embodiment of the present invention. Fig. 2 is an explanatory figure showing the fabrication process of the dielectrically separated wafer

according to one embodiment of the present invention.

First, a silicon wafer 10 having the surface that will serve as the active surface of the wafer is fabricated and prepared (Fig. 7 (a)).

Next, after this silicon wafer is cleaned, a mask oxide film 11 is formed on the wafer surface (Fig. 7 (b)). Moreover, instead of the mask oxide film 11, a nitride film can be grown by the CVD method.

Next, a resist film 12 is attached to this mask oxide film 11. In addition, the window of a specified pattern is formed on this resist film 12.

Next, via this window, a window with the same pattern is formed on the oxide film 11, and a part of the surface of the silicon wafer 10 is exposed.

Next, the resist film 12 is removed, and the surface of the wafer is cleaned.

Furthermore, this silicon wafer is immersed on an anisotropic etchant (IPA / KOH/ H₂O) for a specified period of time. As a result, on the silicone wafer surface, concavities having a specified pattern are formed on the silicon wafer surface. Thus, anisotropic etching is carried out on the wafer surface, and dielectrically separating grooves 13 having a V-shaped cross-section are formed (Fig. 7 (c)).

Next, the mask oxide film 11 is removed (Fig. 7 (d)).

Subsequently, according to necessity, a dopant is implanted in the silicon, and then on the surface of the wafer, a dielectrically separating oxide film 14 is formed by oxidizing thermal processing (Fig. 7 (e)). As a result, the dielectrically separating oxide film 14 is formed also on the dielectrically separating grooves 13.

Then the surface of this wafer is cleaned.

Next, on the surface of the dielectrically separating oxide film 14, by a low pressure, low temperature CVD method, in which the pressure is 130 Pa, the source gas is SiH₄ and the temperature is 600° C, a 500 nm seed polysilicon layer 15 is grown. In addition, after cleaning, on this seed polysilicon layer 15, a 150 μm high temperature polysilicon layer 16 is

grown using a high temperature CVD method at approximately 1200° C (Fig. 7 (f)).

The growth by the low temperature CVD method exhibits good coating characteristics on a foreign object because the particle radius of the crystals of the polysilicon are is small. Due to this, even if there are defects on the surface of the dielectrically separating oxide film 14, the growing seed polysilicon gradually coats them. Therefore, the surface of the seed polysilicon layer 15 has a high degree of smoothness.

Thus, subsequently, when growing polysilicon on this very smooth seed polysilicon layer 15 by the high temperature CVD method, over the entire surface of the dielectrically separating oxide film 14 polysilicon can be grown maintaining a uniform thickness (refer to Fig. 6). As a result, it is possible to eliminate voids produced between the dielectrically separating oxide film 14 and the polysilicon layer.

Thereby, after fabricating the dielectrically separating wafer, the concavities on the surface of the high temperature polysilicon layer 16 exposed on the wafer surface are eliminated.

Then the peripheral portion of the wafer is chamfered, and according to necessity, the undersurface of the wafer is flattened. Next, the high temperature polysilicon layer 16 is ground to a thickness of about 30 μm , and polished.

Subsequently, because a low temperature polysilicon layer 17 having a thickness of about 3.0 μm is grown by the low temperature CVD method at about 600° C on the wafer surface, in order to mirror polish the surfaces for lamination, the surface of the low temperature polysilicon layer 17 is polished.

In the meantime, the mirror surface of the silicon wafer 20 (here, covered by the silicon oxide layer 21), which will serve as the support substrate wafer, is prepared.

Next, the mirror surfaces of the active layer of the silicon wafer 10 and the silicon wafer 20 are brought into contact and laminated (Fig. 7 (i)).

Additionally, the lamination strength of the laminated wafers is increased by annealing.

Next, as shown in Fig. 7 (j), the peripheral portion of the active layer of the wafer is chamfered, after removing the oxide layer 21 from the silicon wafer 20 which will serve as the support substrate and cleaning it, the silicon wafer 10 is ground and polished. Moreover, the active surface of the wafer is ground until the dielectrically separating oxide film 14 is exposed to the outside, and dielectrically separated islands 19A defined by the dielectrically separating oxide film 14 are realized on the surface of the high temperature polysilicon layer 16, and neighboring silicon islands are completely separated from each other.

In this manner, the laminated dielectrically separated wafers are fabricated.

Here, in fact, when carrying out a experiments to contrast the conventional method (interposing no seed polysilicon layer) and the present invention (interposing a seed polysilicon layer), the number of generated voids appearing on the surface of each silicon wafer 10 is recorded. Moreover, this experiment for both the conventional method and the method of the invention were carried out twice using one group of 10 silicon wafers for each.

A dielectrically separating oxide film of only 1 μm is formed in advance on the surface of a 5-inch diameter, 625 μm thick silicon wafer 10 having dielectrically separating grooves with a depth of 60 μm . Subsequently, on the surface of the silicon wafer 10, a high temperature polysilicon layer is grown under the following conditions. Fig. 8 shows the pattern areas of the anisotropic etching in each location on the surface of the silicon wafer 10. The voids are observed in these regions.

The overall dimensions for each part are 8600 x 8600 μm . Among these, 49 patterns (one pattern is 1100 x 1100 μm) are formed (refer to Fig. 9). The groove width of the anisotropic etching is 100 μm . However, the groove width at only the peripheral edge of the pattern as a whole is set to

150 μm . Moreover, Fig. 4 is an explanatory drawing showing the pattern of anisotropic etching in one part of the surface of the silicon wafer.

The growth conditions for the high temperature polysilicon layer are: thickness, 150 μm ; source gas (TCS (trichlorosilane)); growth temperature, 1200° C. In addition, the growth conditions for the seed polysilicon layer of the present invention by the low pressure, low temperature CVD method are: thickness, 500 μm ; source gas, SiH_4 ; growth temperature, 600° C; and pressure 130 Pa.

Subsequently, after the primary grinding of the surface of the high temperature polysilicon layer by a vitrified grinding stone with a #300 abrasive grain, finishing grinding is carried out by a vitrified finishing grinding stone having a #500 abrasive grain, and is ground 100 μm altogether. Next, after polishing this ground surface by only 20 μm , the number of produces voids appearing over the whole ground surface of the ten silicon wafers 10 are scanned over the entire surface under fluorescent light with an optical microscope. The results of these measurements are shown in Table 1.

Table 1

| | Conventional method | | Present invention | |
|------------------|--------------------------------------|---------------------------------------|--------------------------------------|---------------------------------------|
| | First time (locations / wafer) | Second time(location s / wafer) | First time (locations / wafer) | Second time (locations / wafer) |
| Wafer 1 | 25 | 22 | 0 | 0 |
| Wafer 2 | 8 | 18 | 0 | 0 |
| Wafer 3 | 13 | 41 | 0 | 0 |
| Wafer 4 | 32 | 17 | 0 | 0 |
| Wafer 5 | 7 | 9 | 0 | 0 |
| Wafer 6 | 11 | 22 | 0 | 0 |
| Wafer 7 | 15 | 8 | 0 | 0 |
| Wafer 8 | 34 | 27 | 0 | 0 |
| Wafer 9 | 6 | 5 | 0 | 0 |
| Wafer 10 | 16 | 10 | 0 | 0 |
| Average value | 16.7 | 17.9 | 0 | 0 |

As is clear from Table 1, without interposing the seed polysilicon layer, directly with the conventional method of growing a high temperature polysilicon layer, there were an average of 16.7 voids produced per one wafer in the first experimental time. In addition, during the second time, almost the same average, 17.9, voids were produced. In contrast, in the present invention having a seed polysilicon layer interposed, there were no voids produced in either the first or second experiments.

According to the present embodiment, because a seed polysilicon layer made by a low temperature CVD method is interposed, and a polysilicon layer is grown when growing a polysilicon layer on a dielectrically separating oxide film, the concavities in the exposed surface

of the polysilicon layer and the generation of gaps produced at the interface between the polysilicon layer and the dielectrically separating oxide film are suppressed.

Third Embodiment

Below, a dielectrically separated wafer and a fabrication method for the same according to embodiments of the present invention are explained. Moreover, this is explained using as an example the laminated dielectrically separated wafer described the Description of the Related Art, and therefore the same reference numerals as those of Fig 7 denote the same corresponding parts.

First, a silicon wafer 10 having the surface that will serve as the active surface of the wafer is fabricated and prepared (Fig. 7 (a)).

Next, a mask oxide film 11 is formed on the surface of the silicon wafer 10 (Fig. 7 (b)).

Next, a resist film 12 is attached to this mask oxide film 11. In addition, the windows of a specified pattern is formed on this resist film 12.

Next, via this windows, windows with the same pattern is formed on the oxide film 11, and a part of the surface of the silicon wafer 10 is exposed.

Next, the resist film 12 is removed.

Furthermore, this silicon wafer is immersed on an anisotropic etchant (IPA / KOH/ H₂O) for a specified period of time. As a result, on the silicone wafer surface, concavities having a specified pattern are formed on the surface of the silicon wafer 10. Thus, anisotropic etching is carried out on the wafer surface, and dielectrically separating grooves 13 having a V-shaped cross-section are formed (Fig. 7 (c)).

Next, the mask oxide film 11 is cleaned and removed using a diluted HF solution, for example, by immersion (Fig. 7 (d)).

Subsequently, a dielectrically separating oxide film 14 is formed by oxidizing thermal processing to a thickness of 1 ~ 3 μm (Fig. 7 (e)).

Then, the surface of this wafer 10 is cleaned with purified water.

Next, a high temperature polysilicon layer 16 is grown to a specified thickness by the high temperature CVD method on the surface of the silicon wafer 10 (Fig. 7 (f)). Moreover, during the growth of the polysilicon layer, the source gas is trichlorosilane or silicon tetrachloride.

Next, the peripheral area is chamfered, and according to necessity, the underside of the wafer is flattened.

Next, the high temperature polysilicon layer 16 of the wafer surface is ground and polished up to a thickness of 30 μm . In addition, subsequently, according to necessity, a low temperature polysilicon layer 17 having a thickness of 3 μm is deposited on the wafer surface by the low temperature CVD method at 600° C, and this surface is polished (Fig. 7 (g)).

Meanwhile, a silicon wafer 20 that will serve as the support substrate is prepared (Fig. 7 (h)).

Next, the mirror surfaces of this silicon wafer 20 and the silicon wafer 10 that is to serve as the active layer are layered and laminated (Fig. 7 (i)).

Additionally, a specified laminating thermal processing is carried out on this laminated wafer 30.

Next, as shown in Fig. 7 (j), the peripheral portion of the side of the wafer serving as the active surface is chamfered, and the wafer surface serving as the active layer is ground and polished. Here, it is possible to use as an abrasive, for example, an alkaline etchant adding to 2 ~ 5 wt. % an abrasive grain with average particle diameters of about 20 ~ 100 nm. In addition, the polishing temperature is 20 ~ 35° C and the polishing time is 5 ~ 10 min.

The amount of grinding of the wafer having the active surface, as shown in Fig. 2, is sufficient to realize the dielectrically separated silicon islands 10A insulated by the dielectrically separating oxide film 14, and to obtain a flatness of the surface between one dielectrically separated silicon

island and a neighboring dielectrically separated silicon island below $0.2\text{ }\mu\text{m}$, which is the absolute value of the difference between the maximum value and the minimum value when measured using a stylus-profilometer. Therefore, on the surface between the dielectrically separated silicon islands 10A, there is almost no formation of protrusions 16b (refer to Fig. 13) or indentations 16a (refer to Fig. 14).

Moreover, as a specific example, (1) under the conditions that the amount of polishing L1 (refer to Fig. 3) = $8 \sim 15\text{ }\mu\text{m}$, the thickness of the dielectrically separating oxide film = $0.2 \sim 1.3\text{ }\mu\text{m}$, and the distance W between the dielectrically separated silicon islands 10A is $11 \sim 21\text{ }\mu\text{m}$, the flatness of the wafer surface will be increased. That is, the above-mentioned absolute value will be below $0.2\text{ }\mu\text{m}$.

In addition, (2) under the conditions that the amount of polishing L1 (refer to Fig. 3) = $15 \sim 25\text{ }\mu\text{m}$, the thickness of the dielectrically separating oxide film = $1.3 \sim 2.0\text{ }\mu\text{m}$, and the distance W between the dielectrically separated silicon islands 10A is $21 \sim 35\text{ }\mu\text{m}$, similarly, the flatness of the wafer surface will be increased.

Furthermore, (3) under the conditions that the amount of polishing L1 (refer to Fig. 12) = $25 \sim 40\text{ }\mu\text{m}$, the thickness of the dielectrically separating oxide film = $2.0 \sim 3.0\text{ }\mu\text{m}$, and the distance W between the dielectrically separated silicon islands 10A is $35 \sim 57\text{ }\mu\text{m}$, the flatness of the wafer surface will be increased.

As a result, in comparison with the conventional dielectrically separated wafer on which indentations 16a are formed between the dielectrically separated silicon islands 10A, it is possible to realize dielectrically separated silicon islands 10A having a comparatively large surface area. Furthermore, at the same time, it is possible, for example, to prevent damage to the resist film that covers the wafer surface during contact exposure in the device fabrication process and prevent contamination from remaining in the vicinity of protrusions 16b after the wafer is cleaned, which is caused by generation of these projections 16b.

At the same time, it is also possible, for example, to realize the uniform application of the resist on the wafer surface in the photolithography processing while fabricating devices, to prevent deterioration of the resolution during exposure in this process, to prevent resist film from remaining during cleaning after the exposure, and to prevent completely the indentations 16a from becoming sites in which contamination can adhere in each type of process.

Subsequently, actually the flatness of the surface of the side of the wafer that serves as the active layer of this dielectrically separated wafer was measured by a stylus-profilometer along with comparative examples. The results of these measurements are presented along with the comparative examples.

(Examples 1 ~ 4; Comparative Examples 1, 2)

Using an abrasive having SiO_2 as the primary ingredient of the abrasive grain, a concentration of grain at 2 ~ 5 wt. %, and a pH of 10 ± 1.0 , under the polishing conditions shown in Table 2, the surface on which the polysilicon layer of the side of the wafer that will serve as the active surface and the surface of the opposite side were polished. Thereby, a plurality of dielectrically separated silicon islands were formed by separation.

Next, using a stylus-profilometer (manufactured by WYKO Co., model TOPO-3D), the steps in the surface between the dielectrically separated silicon islands on the wafer serving as the active layer were measured. Here, the difference between the maximum value and the minimum value are show in also in Table 2.

Table 2

| | Amount of polishing L1 (μm) | Thickness of dielectrically separating oxide film (μm) | Step measurement value (μm) |
|--------------------------|---|--|--|
| Example 1 | 8 | 0.8 | -0.8 |
| Example 2 | 8 | 1.3 | +0.17 |
| Example 3 | 14 | 0.8 | -0.18 |
| Example 4 | 14 | 1.3 | +0.06 |
| Comparative Example 1 | 9 | 1.5 | +0.33 |
| Comparative Example 2 | 12 | 1.5 | +0.26 |

As is clear from Table 2, under the polishing conditions of examples 1 through 4, having a polishing amount L1 (refer to Fig. 3) of 8 μm or 14 μm , and a dielectrically separating oxide film thickness of 0.8 μm and 1.3 μm , the step measurement value was within the target value $\pm 0.2 \mu\text{m}$. In contrast, in the case that the amount of polishing L1 was 9 μm or 12 μm , and the dielectrically separating oxide films were both 1.5 μm , the step measurement value exceeded $\pm 0.2 \mu\text{m}$.

(Examples 5 ~ 8, Comparative Examples 3, 4)

Using the same abrasive as the first embodiment, under the polishing conditions shown in Table 2, the surface on which the polysilicon layer of the side of the wafer that will serve as the active surface and the surface of the opposite side were polished. Thereby, a plurality of dielectrically separated silicon islands were formed by separation.

Next, using the same stylus- profilometer, the steps in the surface between the dielectrically separated silicon islands on the wafer serving as the active layer were measured. Here, the difference between the maximum value and the minimum value are show in also in Table 3.

Table 3

| | Amount of polishing L1 (μm) | Thickness of dielectrically separating oxide film (μm) | Step measurement value (μm) |
|-----------------------|--|---|--|
| Example 5 | 15 | 1.4 | +0.04 |
| Example 6 | 15 | 2.0 | +0.18 |
| Example 7 | 24 | 1.4 | -0.17 |
| Example 8 | 24 | 2.0 | +0.02 |
| Comparative example 3 | 18 | 1.0 | +0.36 |
| Comparative example 4 | 20 | 2.3 | +0.34 |

As is clear from Table 3, under the polishing conditions of examples 5 through 8, having a polishing amount L1 (refer to Fig. 12) of 15 μm or 24 μm , and a dielectrically separating oxide film thickness of 1,4 μm and 2.0 μm , the step measurement value was within the target value $\pm 0.2 \mu\text{m}$. In contrast, in the case that the amount of polishing L1 was 18 μm or 20 μm , and the dielectrically separating oxide films were 1.0 μm or 2.3 μm , the step measurement value exceeded $\pm 0.2 \mu\text{m}$.

(Examples 9 ~ 12, Comparative Examples 5, 6)

Using the same abrasive as the first example, under the polishing conditions shown in Table 4, the surface on which the polysilicon layer of

the side of the wafer that will serve as the active surface and the surface of the opposite side were polished. Thereby, a plurality of dielectrically separated silicon islands were formed by separation.

Next, using the same stylus-profilometer, the steps in the surface between the dielectrically separated silicon islands on the wafer serving as the active layer were measured. Here, the difference between the maximum value and the minimum value are show in also in Table 4.

Table 4

| | Amount of polishing L1 (μm) | Thickness of dielectrically separating oxide film (μm) | Step measurement value (μm) |
|-----------------------|--|---|--|
| Example 9 | 25 | 2.1 | +0.03 |
| Example 10 | 25 | 2.8 | +0.19 |
| Example 11 | 39 | 2.1 | -0.17 |
| Example 12 | 39 | 2.8 | +0.04 |
| Comparative Example 5 | 35 | 1.8 | +0.25 |
| Comparative Example 6 | 35 | 3.1 | +0.44 |

As is clear from Table 4, under the polishing conditions of examples 9 through 12, having a polishing amount L1 (refer to Fig. 3) of 25 μm or 39 μm , and a dielectrically separating oxide film thickness of 2.1 μm and 2.8 μm , the step measurement value was within the target value $\pm 0.2 \mu\text{m}$. In contrast, in the case that the amount of polishing L1 were both 35 μm , and the dielectrically separating oxide films were 1.8 μm or 3.1 μm , the step measurement value exceeded $\pm 0.2 \mu\text{m}$.

According to the third embodiment of the present invention, it is possible to realize a smooth surface without projections or indentations on the surface between dielectrically separated silicon islands. Thereby, it is possible to realize dielectrically separated silicon islands which are comparatively large with respect to the wafer surface, uniformly apply to the wafer surface in each type of fabrication process for devices, prevent damage to the resist film, and prevent contamination between dielectrically separated islands and the adhering of residual resist after washing.

What is claimed is:

1. A dielectrically separated wafer having a plurality of dielectrically separated silicon islands mutually defined by a dielectrically separating oxide film on the surface of the wafer, wherein said dielectrically separated silicon islands comprise:

a high concentration impurity layer formed on the bottom of the islands; and

a low concentration impurity layer having an identical conductivity laminated on the high concentration impurity layer.

2. A dielectrically separated wafer fabrication process comprising the steps of:

forming a high concentration impurity layer including at high concentration an impurity of identical conductivity at a specified depth range below the surface of the silicon wafer, and a low concentration impurity layer including at low concentration an impurity of identical conductivity at a range deeper than this high concentration impurity layer;

forming dielectrically separating grooves deeper than said high concentration impurity layer on this silicon wafer surface;

forming a dielectrically separating oxide film on each of the surfaces of these dielectrically separating grooves and the silicone wafer;

laminating a polysilicon layer on this dielectrically separating oxide film; and

realizing a plurality of dielectrically separated silicon islands separated by said dielectric separating oxide film on a polished surface by grinding and polishing the silicon wafer from the undersurface; and

wherein said high concentration impurity layer is formed on the bottom of these dielectrically separated silicon islands and said low concentration impurity layer is formed on this high concentration impurity layer.

3. A dielectrically separated wafer having a polysilicon layer and a plurality of polysilicon island mutually separated by a dielectrically separating oxide film formed on the surface of this polysilicon layer, wherein:

said polysilicon layer has a seed polysilicon layer grown by a low temperature CVD method on the interface with said dielectrically separating oxide film.

4. A fabrication method for a dielectrically separated wafer comprising the steps of:

forming dielectrically separating grooves on the surface of the silicon wafer;

forming a dielectrically separating oxide film on the surface of the silicon wafer, including the surfaces of these dielectrically separating grooves;

growing a polysilicon layer on the surface of this dielectrically separating oxide film;

grinding and polishing this silicon wafer from the underside for providing a plurality of dielectrically separated silicon islands separated by the dielectrically separating oxide film on this polished surface;

wherein in growing said polysilicon layer, the method further comprises the steps of;

growing a seed polysilicon layer in advance by the low temperature CVD method on the surface of said dielectrically separating oxide film; and

subsequently, growing said polysilicon layer on the surface of said seed polysilicon layer using the high temperature CVD method.

5. A dielectrically separated wafer, having a plurality of dielectrically separated silicon islands insulated by a dielectrically separating oxide film on the wafer surface, the dielectrically separated wafer comprises a

surface between one dielectrically separated silicon island and another neighboring dielectrically separated silicon island formed so as to be flat.

6. A dielectrically separated silicon wafer according to Claim 1 for which the flatness of the surface between these dielectrically separated silicon islands is less than $0.2\text{ }\mu\text{m}$ as the absolute value, which is the difference between the maximum value and the minimum value when this surface is measured by a stylus-profilometer.

7. A fabrication method for a dielectrically separated wafer comprising the steps of:

forming dielectrically separating grooves by anisotropic etching on the silicon wafer surface;

coating a dielectrically separating insulating film on the surface of a silicon wafer including these dielectrically separating grooves;

depositing a polysilicon layer by the high temperature CVD method on this dielectrically separating insulating film, and providing a plurality of dielectrically separated silicon islands insulated by a dielectrically separating insulating film by separation polishing the silicon surface of the side of the silicon wafer opposite to the side on which the polysilicon layer is deposited; and

wherein depending on the corrosion resistance of this deposited polysilicon layer, the thickness of this dielectrically separating insulating film, the etching depth for forming these dielectrically separating grooves, and the distance between neighboring dielectrically separated silicon islands, the surface between one dielectrically separated silicon island and a neighboring dielectrically separated silicon island is flattened by changing the conditions of the separation polishing of the silicon surface.

8. A fabrication method for a dielectrically separated wafer according to Claim 3 in which the flatness of the surface between these dielectrically

separated silicon islands is less than $0.2\text{ }\mu\text{m}$, which is the absolute value of the difference between the maximum value and the minimum value when this surface is measured by a stylus-profilometer.

ABSTRACT OF THE DISCLOSURE

A dielectrically separated wafer and a fabrication method of the same are provided according to the first, second and third embodiments of the present invention.

According to the first embodiment, it becomes possible to expand the device fabrication surface area of the dielectrically separated silicon islands by laminating a low concentration impurity layer including a dopant of the same conductivity on a high concentration impurity layer formed on the bottom of the island.

According to the second embodiment, a dielectrically separated wafer and a fabrication method for the same which can grow a polysilicon layer without producing voids in the dielectrically separating oxide layer is provided by forming a seed polysilicon layer at low temperature and under low pressure and by forming, on the seed polysilicon layer, a high temperature polysilicon layer 16.

According to the third embodiment, a dielectrically separated wafer and a fabrication method for the same is provided in which the surface between dielectrically separated islands is flattened by polishing the surface of the dielectrically separated wafer only the amount needed for the surface of a dielectrically separated wafer to become a flat surface between dielectrically separated silicon islands 10A, without projections or indentations.

Fig. 1




Fig. 6




Fig. 2A




Fig. 2B




Fig. 2C




Fig. 2D




Fig. 2E





Fig. 2F



OPENING A WINDOW 11A




Fig. 3A

STRIPPING THE RESIST




Fig. 3B

ANISOTROPIC ETCHING




Fig. 3C

STRIPPING OXIDE FILM
FROM ENTIRE SURFACE




Fig. 3D

DIELECTRICALLY
SEPARATING OXIDE




Fig. 3E

GROWING SEED
POLYSILICON FILM






Fig. 3F


HIGH TEMPERATURE POLYSILICON FORMATION

Fig. 4A





HIGH TEMPERATURE CVD POLYSILICON GRINDING AND POLISHING POLISHING AFTER LOW TEMPERATURE CVD POLYSILICON GROWTH

Fig. 4B





SUPPORT SUBSTRATE WAFER

Fig. 4C



LAMINATION

Fig. 4D



CHAMFERING PERIPHERY SEPARATION GRINDING AND POLISHING

Fig. 4E





Fig. 5A

P-TYPE OR N-TYPE(100)



Fig. 5B

THROUGH OXIDE
FILM FORMATION




100

10

100

Fig. 5C



30a

STRIPPING THE OXIDE FILM
FROM THE WHOLE SURFACE


Fig. 5D



30a

Fig. 5E


MASK OXIDE
FILM FORMATION



11

Fig. 5F

PR PROCESSING



12

11

30a




Fig. 8





Fig. 9












Fig. 10I LAMINATION




Fig. 10J CHAMFER PERIPHERY SEPARATION GRINDING AND POLISHING




Fig. 11




Fig. 12




Fig. 13





Fig. 14















Fig. 16





Fig. 17



FOR UTILITY/DESIGN
CIP/PCT NATIONAL/PLANT
ORIGINAL/SUBSTITUTE/SUPPLEMENTAL
DECLARATIONS

RULE 63 (37 C.F.R. 1.63)
DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

057-8503
CUSHMAN
FORM

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name, and I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the INVENTION ENTITLED

DIELECTRICALLY SEPARATED WAFER AND METHOD OF MANUFACTURING THE SAME

the specification of which (CHECK applicable BOX(ES))

-> [X] is attached hereto.

-> [] was filed on _____ as U.S. Application No. 0 / _____

BOX(ES) -> [] was filed as PCT International Application No. PCT/ _____ / _____ on _____

-> -> and (if applicable to U.S. or PCT application) was amended on _____

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose all information known to me to be material to patentability as defined in 37 C.F.R. 1.56. I hereby claim foreign priority benefits under 35 U.S.C. 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate filed by me or my assignee disclosing the subject matter claimed in this application and having a filing date (1) before that of the application on which priority is claimed, or (2) if no priority claimed, before the filing date of this application:

| PRIOR FOREIGN APPLICATION(S) | | | Date first Laid- | Date Patented | Priority Claimed | |
|------------------------------|---------|----------------------|-------------------|---------------|------------------|----|
| Number | Country | Day/MONTH/Year Filed | open or Published | or Granted | Yes | No |
| Patent 10-307995 | Japan | 29/10/1998 | | | X | |
| Patent 10-359693 | Japan | 17/12/1998 | | | X | |
| Patent 10-367625 | Japan | 24/12/1998 | | | X | |

I hereby claim domestic priority benefit under 35 U.S.C. 120/365 of the indicated United States applications listed below and PCT international applications listed above or below and, if this is a continuation-in-part (CIP) application, insofar as the subject matter disclosed and claimed in this application is in addition to that disclosed in such prior applications, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in 37 C.F.R. 1.56 which became available between the filing date of each such prior application and the national or PCT international filing date of this application:

| PRIOR U.S. PROVISIONAL, NONPROVISIONAL AND/OR PCT APPLICATION(S) | | | Status | Priority Claimed | |
|--|----------------------|--|------------------------------|------------------|----|
| Application No. (series code/serial no.) | Day/MONTH/Year Filed | | pending, abandoned, patented | Yes | No |

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

And I hereby appoint Cushman Darby & Cushman Intellectual Property Group of Pillsbury Madison & Sutro LLP, 1100 New York Avenue, N.W., Ninth Floor, East Tower, Washington, D.C. 20005-3918, telephone number (202) 861-3000 (to whom all communications are to be directed), and the below-named persons (of the same address) individually and collectively my attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith and with the resulting patent, and I hereby authorize them to delete names/numbers below of persons no longer with their firm and to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct the above Firm and/or a below attorney in writing to the contrary.

| | | | | | | | |
|---------------------------------|------------------|-------------------------------|-------|---------------------------------|-------|------------------------------|-------|
| Paul N. Kokulis | 16773 | David W. Drinkman | 20817 | Chris Comuntzis | 21097 | David A. Jakopin | 32995 |
| Raymond F. Lippitt | 17519 | George M. Sirilla | 18221 | Lawrence Harbin | 22044 | Mark G. Paulson | 30793 |
| G. Lloyd Knight | 17698 | Donald J. Bird | 25323 | Paul E. White, Jr. | 32011 | James D. Berquist | 34776 |
| Carl G. Love | 18781 | W. Warren Talavall | 25647 | Michelle N. Lester | 32331 | Timothy J. Klima | 34852 |
| Edgar H. Martin | 20534 | Peter W. Gowdey | 25872 | Jeffrey A. Simonauer | 34993 | John P. Moran | 30906 |
| William K. West, Jr. | 22057 | Dale S. Lazar | 28872 | | | Stephen C. Glazier | 31361 |
| Kevin E. Joyce | 20508 | Glenn J. Perry | 28458 | G. Paul Edgell | 24238 | Paul F. McQuade | 31542 |
| Edward M. Prince | 22429 | Kendrew H. Colton | 30368 | Lynn E. Eccleston | 35861 | | |

1. INVENTOR'S SIGNATURE: Hiroyuki Oi Date October 4, 1999
Inventor's Name (typed) Hiroyuki First Oi Middle Initial Family Name Oi Country of Citizenship Japan
Residence (City) Tokyo (State/Foreign Country)
Post Office Address (Include Zip Code) c/o Mitsubishi Materials Silicon Corporation, 5-1, Otemachi 1-chome, Chiyoda-ku, Tokyo, Japan

2. INVENTOR'S SIGNATURE: Kazuya Sato Date October 4, 1999
Inventor's Name (typed) Kazuya First Sato Middle Initial Family Name Sato Country of Citizenship Japan
Residence (City) Tokyo (State/Foreign Country)
Post Office Address (Include Zip Code) c/o Mitsubishi Materials Silicon Corporation, 5-1, Otemachi 1-chome, Chiyoda-ku, Tokyo, Japan

3. INVENTOR'S SIGNATURE: Hiroshi Shimamura Date October 4, 1999
Inventor's Name (typed) Hiroshi First Shimamura Middle Initial Family Name Shimamura Country of Citizenship Japan
Residence (City) Tokyo (State/Foreign Country)
Post Office Address (Include Zip Code) c/o Mitsubishi Materials Silicon Corporation, 5-1, Otemachi 1-chome, Chiyoda-ku, Tokyo, Japan

(FOR ADDITIONAL INVENTORS, check box [] and attach sheet (CDC-116.2) for same information for each re signature, name, date, citizenship, residence and address.)